Vias around CPW to supress resonance modes on PCB
I am designing a PCB to interface with a smaller chip that has CPW-based RF circuits operating at 5-10 GHz. The PCB will have SMP connectors at the edge, with CPWs routed to the center where they will be wire bonded to the CPWs on the chip. It is a single layer PCB with a metal-plated backplane. I have attached an example image.
In my field of research, it is common practice to add a grid of vias connecting the ground planes on the top layer with the backplane. This has two main purposes: 1 - These are devices that operate at cryogenic temperatures, and we need a thermal connection between the top layer of the PCB and the backplane, which is mounted on the cold metal finger; 2 - We want to supress unwanted resonance modes from the larger volume of dielectric that constitutes the PCB.
My RF intuition says that we want to avoid vias as much as possible because of the extra inductance, so when I see these grids of vias on CPWs I cringe a bit. I'm trying to design my own PCB, and I was wondering if this practice of adding grids of vias to supress unwanted modes is common, and whether anyone knows any references to help me design this more effectively. I have a feeling that I can get away with a much lesser dense grid than show in the picture, but I'm not sure how to design it.
Sign in or register to add a comment.
Add a Comment
About Our Site
Biological Effects and Applications
Computer Aided Design
Emerging Applications and Technology
Filters and Passives
MMIC and RFIC
Packaging and Materials
Sources and Receivers
Test and Measurement
About the additional metal plate for RF PCB (Ku band)
Impedance of a metal-backed dielectric?
Two point method for dielectric constant using x band microwave bench
RF MEMS manufacturers?
Terms of Service
Useful Hints and Tips
Created with PlushForums
© 2023 Microwaves 101 Discussion Board